VHDL

תיאור פקודות לקורס תכן לוגי

Entity and Architecture

Entity is a declaration of a component, architecture is the implementation of the component. It is possible to have several different architectures for one entity (choose which one with Configuration).

```
entity AndGate is
   port(
     a, b : in std_logic; -- inputs
     c : out std_logic); -- outputs
end AndGate;
architecture beh of AndGate is
begin
   C <= a and b;
end beh;</pre>
```

Architecture with Components

It is possible to build a component using other sub-components defined elsewhere. This enables a modular design (divide one large component into several smaller ones).

```
entity NandGate is
  port(
    A, B : in std_logic; -- inputs
C _ : out std_logic); -- outputs
end NandGate;
architecture struct of NandGate is
    signal my_sig : std_logic; -- we need an extra signal for connecting both
  component AndGate -- this is a copy of the entity of AndGate
    port(
           : in std_logic; -- inputs
: out std_logic); -- outputs
      a, b
  end component:
  component NotGate -- this is a copy of the entity of NotGate
      in1 : in std_logic;
out1 : out std_logic);
                               -- inputs
-- outputs
  end component;
begin
  my_and : AndGate
                                                    -- one instance of type AndGate
    my_not : NotGate
port map( in1 => my_sig , out1 => C );
end struct;
                                                   -- connections: component => external
```

Architecture with Processes

It is possible to build a component using sequencial logic (similar to a programming language). It is possible to have several processes, and also to combine both processes and sub-components and normal combinational logic.

Sensitivity List: A process runs according to a sensitivity list. If one signal in the list is updated, the process reruns. If the sensitivity list is empty, the process will loop forever. Each process runs once on simulation start. If the process updates one of its own sensitivity list signals, it will run again when it terminates (sensitivity updated).

Process Run Algorithm: Run once on simulation start. When finished running, check if sensitivity signals are different from when we started this run. If so, run again from the start. If not, wait until a sensitivity signal is updated. If the sensitivity list is empty, always run again (loop forever).

Process Signal Assignments: (1) If a signal has several different assignments, only the last one is relevant. (2) All signal assignments are executed together when the process finishes. So all calculations using signals in the middle of the process are always done with the original signal value from when the process started. (3) Signals that are changed in a process are <u>always</u> changed (even if they are inside an IF that is not executed). If it is not stated to which value the signal should be changed, it will change to its original value from the start of the run.

Multiple Processes: All processes run together in the same time, collisions will result 'X' values.

Signals

A signal is the basic combinational data type. All the inputs and outputs of a component are signals.

Signal Bit Values: The standard values for a single bit are '0' and '1' (boolean values). The additional simulation values are 'X' and 'Z'. If the same signal is assigned by 2 different components <u>different</u> values it will receive the value 'X' to indicate an error (example: 2 components write to a bus in the same time). When you want to indicate that a signal does not have a value (simply not connected) assign it the 'Z' value. This means "high Z" (used in tristate buffers). In a bus, most components will assign the bus 'Z' except the current talker which will assign '0' or '1'.

Sequential Statements in Processes

Since a process runs all statements in sequence, it has special sequencial syntax which can't be used in normal combinational logic. Processes can also have variables which are special virtual data holders that exist only inside the process (just like variables in a programming language) – variables and signals are different.

```
process (b1, b2)
    variable var : std_logic_vector(3 downto 0); -- all variable declarations here
variable j : integer := 0;

begin
    var := "1101"; -- variables use := for assignment (signals use <= )
    if (b1 ='0') or ((b2 /= '1') and (b1 = 'z')) then b1 <= '1';
    elsif (v1 > v2) or (v1 <= "00001111") then b1 <= '0';
    end if;

if (v1(3 downto 0) = "0000") then v1 <= "0001"; else v1 <= "1111";
end if;

for i in 3 downto 0 loop
    var(i) := v2(i);
end loop;

for i in 7 - conv_integer(v2) + 1 to 7 loop
    v1(i) <= v1(7 - i);
end loop;

while (j < 256) loop
    j := j + 1;
end loop;

case v1 is
    when "0000" => var := v2(3 downto 0);
    when "0001" => var := v1(3 downto 0);
    when "0001" => var := v1(3 downto 0);
    when "0101" => v2 <= "0000" & var;
    when others => var := (others => 'X');
end case;

wait for 10 ns; -- use wait; to wait endlessly
```

Mux

A simple example of a 2 to 1 mux with N bits as inputs and outputs (for example choose between two 32 bit values).

Register

A simple example of a register with N bits and support for load.

Finite State Machine

A simple example of how to make a controller with a finite number of states.

```
entity Controller is
   port(
      rst, clk: in std_logic;
input: in std_logic; -- inputs (from the datapath or external)
output: out std_logic); -- outputs (controls to the datapath or external)
end Controller;
architecture beh of Controller is
   type state_type is (S0, S1, S2, S3, S4);
signal curr_state, next_state : state_type;
process (clk, rst) -- this process is the state register
begin
  if (rst = '1') then curr_state <= S0; -- upon reset enter state S0
  elsif (clk'event and clk = '1') then curr_state <= next_state;
end if;
end process:</pre>
end process;
process (rst, input, curr_state) -- this process is the ROM table
begin
   output <= '0';</pre>
                                        -- init default values for outputs in each state
                                       -- handle each state (SO, S1, S2, S3, S4)
   case curr_state is
     when S0 =>
output <= '0';
next_state <= S1;
when S1 =>
                                       -- choose output for this state
                                       -- choose next state
        output <= '1';
                                       -- choose output for this state
     next_state <= S3;
when others =>
                                       -- choose next state
end case;
end process
end beh;
```